Cpus »

Nios Rtl Simulation

NIOS RTL Simulation

I also did some verilog simulator of the nios behavioral model using verilator. This required creating models for Altera's dual port ram and several other components. I used this jig to boot linux in simulation and watch various TLB interactions.


Current:

Old: